238 lines
7.8 KiB
C
238 lines
7.8 KiB
C
|
/**
|
||
|
|
******************************************************************************
|
||
|
|
* File Name : FSMC.c
|
||
|
|
* Description : This file provides code for the configuration
|
||
|
|
* of the FSMC peripheral.
|
||
|
|
******************************************************************************
|
||
|
|
*
|
||
|
|
* Copyright (c) 2017 STMicroelectronics International N.V.
|
||
|
|
* All rights reserved.
|
||
|
|
*
|
||
|
|
* Redistribution and use in source and binary forms, with or without
|
||
|
|
* modification, are permitted, provided that the following conditions are met:
|
||
|
|
*
|
||
|
|
* 1. Redistribution of source code must retain the above copyright notice,
|
||
|
|
* this list of conditions and the following disclaimer.
|
||
|
|
* 2. Redistributions in binary form must reproduce the above copyright notice,
|
||
|
|
* this list of conditions and the following disclaimer in the documentation
|
||
|
|
* and/or other materials provided with the distribution.
|
||
|
|
* 3. Neither the name of STMicroelectronics nor the names of other
|
||
|
|
* contributors to this software may be used to endorse or promote products
|
||
|
|
* derived from this software without specific written permission.
|
||
|
|
* 4. This software, including modifications and/or derivative works of this
|
||
|
|
* software, must execute solely and exclusively on microcontroller or
|
||
|
|
* microprocessor devices manufactured by or for STMicroelectronics.
|
||
|
|
* 5. Redistribution and use of this software other than as permitted under
|
||
|
|
* this license is void and will automatically terminate your rights under
|
||
|
|
* this license.
|
||
|
|
*
|
||
|
|
* THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS"
|
||
|
|
* AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT
|
||
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
|
||
|
|
* PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
|
||
|
|
* RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT
|
||
|
|
* SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
||
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
||
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
|
||
|
|
* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
|
||
|
|
* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
|
||
|
|
* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
|
||
|
|
* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||
|
|
*
|
||
|
|
******************************************************************************
|
||
|
|
*/
|
||
|
|
/* Includes ------------------------------------------------------------------*/
|
||
|
|
#include "fsmc.h"
|
||
|
|
|
||
|
|
#include "gpio.h"
|
||
|
|
|
||
|
|
/* USER CODE BEGIN 0 */
|
||
|
|
|
||
|
|
/* USER CODE END 0 */
|
||
|
|
|
||
|
|
SRAM_HandleTypeDef hsram1;
|
||
|
|
|
||
|
|
/* FSMC initialization function */
|
||
|
|
void MX_FSMC_Init(void)
|
||
|
|
{
|
||
|
|
FSMC_NORSRAM_TimingTypeDef Timing;
|
||
|
|
|
||
|
|
/** Perform the SRAM1 memory initialization sequence
|
||
|
|
*/
|
||
|
|
hsram1.Instance = FSMC_NORSRAM_DEVICE;
|
||
|
|
hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
|
||
|
|
/* hsram1.Init */
|
||
|
|
hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
|
||
|
|
hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
|
||
|
|
hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
|
||
|
|
hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
|
||
|
|
hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
|
||
|
|
hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
|
||
|
|
hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
|
||
|
|
hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
|
||
|
|
hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
|
||
|
|
hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
|
||
|
|
hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
|
||
|
|
hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
|
||
|
|
hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
|
||
|
|
hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
|
||
|
|
/* Timing */
|
||
|
|
Timing.AddressSetupTime = 6;
|
||
|
|
Timing.AddressHoldTime = 15;
|
||
|
|
Timing.DataSetupTime = 15;
|
||
|
|
Timing.BusTurnAroundDuration = 0;
|
||
|
|
Timing.CLKDivision = 16;
|
||
|
|
Timing.DataLatency = 17;
|
||
|
|
Timing.AccessMode = FSMC_ACCESS_MODE_A;
|
||
|
|
/* ExtTiming */
|
||
|
|
|
||
|
|
if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
|
||
|
|
{
|
||
|
|
Error_Handler();
|
||
|
|
}
|
||
|
|
|
||
|
|
}
|
||
|
|
|
||
|
|
static uint32_t FSMC_Initialized = 0;
|
||
|
|
static uint32_t FSMC_DeInitialized = 0;
|
||
|
|
|
||
|
|
static void HAL_FSMC_MspInit(void){
|
||
|
|
/* USER CODE BEGIN FSMC_MspInit 0 */
|
||
|
|
|
||
|
|
/* USER CODE END FSMC_MspInit 0 */
|
||
|
|
GPIO_InitTypeDef GPIO_InitStruct;
|
||
|
|
if (FSMC_Initialized) {
|
||
|
|
return;
|
||
|
|
}
|
||
|
|
FSMC_Initialized = 1;
|
||
|
|
FSMC_DeInitialized = 0;
|
||
|
|
/* Peripheral clock enable */
|
||
|
|
__HAL_RCC_FSMC_CLK_ENABLE();
|
||
|
|
|
||
|
|
/** FSMC GPIO Configuration
|
||
|
|
PE7 ------> FSMC_D4
|
||
|
|
PE8 ------> FSMC_D5
|
||
|
|
PE9 ------> FSMC_D6
|
||
|
|
PE10 ------> FSMC_D7
|
||
|
|
PE11 ------> FSMC_D8
|
||
|
|
PE12 ------> FSMC_D9
|
||
|
|
PE13 ------> FSMC_D10
|
||
|
|
PE14 ------> FSMC_D11
|
||
|
|
PE15 ------> FSMC_D12
|
||
|
|
PD8 ------> FSMC_D13
|
||
|
|
PD9 ------> FSMC_D14
|
||
|
|
PD10 ------> FSMC_D15
|
||
|
|
PD11 ------> FSMC_A16
|
||
|
|
PD14 ------> FSMC_D0
|
||
|
|
PD15 ------> FSMC_D1
|
||
|
|
PD0 ------> FSMC_D2
|
||
|
|
PD1 ------> FSMC_D3
|
||
|
|
PD4 ------> FSMC_NOE
|
||
|
|
PD5 ------> FSMC_NWE
|
||
|
|
PD7 ------> FSMC_NE1
|
||
|
|
*/
|
||
|
|
/* GPIO_InitStruct */
|
||
|
|
GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
|
||
|
|
|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
|
||
|
|
|GPIO_PIN_15;
|
||
|
|
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
|
||
|
|
GPIO_InitStruct.Pull = GPIO_NOPULL;
|
||
|
|
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
|
||
|
|
GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
|
||
|
|
|
||
|
|
HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
|
||
|
|
|
||
|
|
/* GPIO_InitStruct */
|
||
|
|
GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
|
||
|
|
|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
|
||
|
|
|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
|
||
|
|
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
|
||
|
|
GPIO_InitStruct.Pull = GPIO_NOPULL;
|
||
|
|
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
|
||
|
|
GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
|
||
|
|
|
||
|
|
HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
|
||
|
|
|
||
|
|
/* USER CODE BEGIN FSMC_MspInit 1 */
|
||
|
|
|
||
|
|
/* USER CODE END FSMC_MspInit 1 */
|
||
|
|
}
|
||
|
|
|
||
|
|
void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
|
||
|
|
/* USER CODE BEGIN SRAM_MspInit 0 */
|
||
|
|
|
||
|
|
/* USER CODE END SRAM_MspInit 0 */
|
||
|
|
HAL_FSMC_MspInit();
|
||
|
|
/* USER CODE BEGIN SRAM_MspInit 1 */
|
||
|
|
|
||
|
|
/* USER CODE END SRAM_MspInit 1 */
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
static void HAL_FSMC_MspDeInit(void){
|
||
|
|
/* USER CODE BEGIN FSMC_MspDeInit 0 */
|
||
|
|
|
||
|
|
/* USER CODE END FSMC_MspDeInit 0 */
|
||
|
|
if (FSMC_DeInitialized) {
|
||
|
|
return;
|
||
|
|
}
|
||
|
|
FSMC_DeInitialized = 1;
|
||
|
|
FSMC_Initialized = 0;
|
||
|
|
/* Peripheral clock enable */
|
||
|
|
__HAL_RCC_FSMC_CLK_DISABLE();
|
||
|
|
|
||
|
|
/** FSMC GPIO Configuration
|
||
|
|
PE7 ------> FSMC_D4
|
||
|
|
PE8 ------> FSMC_D5
|
||
|
|
PE9 ------> FSMC_D6
|
||
|
|
PE10 ------> FSMC_D7
|
||
|
|
PE11 ------> FSMC_D8
|
||
|
|
PE12 ------> FSMC_D9
|
||
|
|
PE13 ------> FSMC_D10
|
||
|
|
PE14 ------> FSMC_D11
|
||
|
|
PE15 ------> FSMC_D12
|
||
|
|
PD8 ------> FSMC_D13
|
||
|
|
PD9 ------> FSMC_D14
|
||
|
|
PD10 ------> FSMC_D15
|
||
|
|
PD11 ------> FSMC_A16
|
||
|
|
PD14 ------> FSMC_D0
|
||
|
|
PD15 ------> FSMC_D1
|
||
|
|
PD0 ------> FSMC_D2
|
||
|
|
PD1 ------> FSMC_D3
|
||
|
|
PD4 ------> FSMC_NOE
|
||
|
|
PD5 ------> FSMC_NWE
|
||
|
|
PD7 ------> FSMC_NE1
|
||
|
|
*/
|
||
|
|
|
||
|
|
HAL_GPIO_DeInit(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
|
||
|
|
|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
|
||
|
|
|GPIO_PIN_15);
|
||
|
|
|
||
|
|
HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
|
||
|
|
|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
|
||
|
|
|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7);
|
||
|
|
|
||
|
|
/* USER CODE BEGIN FSMC_MspDeInit 1 */
|
||
|
|
|
||
|
|
/* USER CODE END FSMC_MspDeInit 1 */
|
||
|
|
}
|
||
|
|
|
||
|
|
void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* sramHandle){
|
||
|
|
/* USER CODE BEGIN SRAM_MspDeInit 0 */
|
||
|
|
|
||
|
|
/* USER CODE END SRAM_MspDeInit 0 */
|
||
|
|
HAL_FSMC_MspDeInit();
|
||
|
|
/* USER CODE BEGIN SRAM_MspDeInit 1 */
|
||
|
|
|
||
|
|
/* USER CODE END SRAM_MspDeInit 1 */
|
||
|
|
}
|
||
|
|
/**
|
||
|
|
* @}
|
||
|
|
*/
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @}
|
||
|
|
*/
|
||
|
|
|
||
|
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|